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INTRODUCTION
This effort relies on LMFS's leadership in the radiation hardened Qualified Manufacturing List (QML) process and products, and ADI's leadership in commercial DSPs.
Prominent tasks to implement RTDSP at LMFS include transfer of ADI's ADSP-21020 layout to LMFS's Radiation Hardened Complementary Metal Oxide Semiconductor (RHCMOS) latch-up free process groundrules, fabrication of this design in Lh4FS's radiation hardened very large scale integration foundry at Manassas, Virginia, and verification of product at test. Figure one shows key milestones throughout the total ionizing dose hardening program phase. LMFS worked with AD1 to acquire the necessary design information for layout transfer to innovative systems and technologies (insyte) corporation. LMFS coordinated with AD1 and insyte to resolve a number of technical issues during the layout transfer phase of the project.
:
Contract
LMFS worked with AmkorIAnam Test Services to convert the Teradyne 5953 test program and patterns for LMFS's T3340 Advantest tester.
LMFS has successfully transferred the ADSP-21020 layout to LMFS's RHCMOS technology which provides the needed radiation total ionizing dose, latch-up immunity and other characteristics that are inherent in LMFS's RHCMOS process. Performance remained the same before or after radiation exposure. Due to the inherent hardness of LMFS process. RTDSP-21020 could satisfy requirements of many applicaisns without a redesign. RTDSP makes possible applicari ans today that were previously impractical because of hardware limitation. Two such applications are on-board image editing and real-time lossless or lossy image compression. The next step in transforming the ADSP-21020 will be to harden it for single event upsets. One of the more flexible methods will be to transfer the netlist for the ADSP-21020 into a LMFS application specific integrated circuit (ASIC) containing the hardened circuit elements. Thus, the single event upset hardened version of the RTDSP can reside as a macro element within LMFS's ASIC library. This allows an embeddable DSP core to be realized in semi-custom DSP devices. These ASIC DSPs may provide multi-processing on shrinking feature size processes while coupling on-chip memory or pre/post processing algorithm functions.
Finally, a floating point, software compatible DSP core will then be available for the tolerant military or commercial space electronics market.
The technical approach to develop a radiation tolerant version of the ADSP-21020 included the following tasks:
(1) transferring ADI's commercial 21020 DSP layout to LMFS's QML RHCMOS-4E process layout rules, (2) verifying the layout transfer through extensive layout rule checks on the AD1 re-hosted graphics, 2. TECHNOLOGY the development of LMFS' s radiation hardened technology, LMFS-kept compatibility with International Business Machine's (IBM) commercial technologies a top priority. This strategy was key to their being able to transfer IBM's 1.0 micron, 0.7 micron, and 0.5 micron commercial CMOS processes to the LMFS foundry in Manassas, Virginia. Each of these radiation hardened processes is fully compatible with their corresponding commercial counterparts. Thus, LMFS can readily transfer many commercial VLSI designs to its radiation hardened VLSI foundry without redesign. For the ADSP-21020, the technology selected was 0.8 micron RHCMOS4E utilizing fully planar back-end-of-line interconnect metallurgy. Commercial ADSP-21020 is implemented in 0.6um CMOS technology.
These are the features of RHCMOS-4E radiation hardened technology that enables design transparency.
Total Dose
The innovative hardening of Local Oxidation Of Silicon (LOCOS) isolation is the key to total dose hardening. This eliminates parasitic leakage while preserving layout rules and vertical topology, and enables the use of commercial designs without alteration. Further hardening of gate oxide reduces sensitivity to ionizing radiation and minimizes threshold shifts.
Survivability
Latch-up immunity, limited photo current collection, electromigration resistant metallurgy schemes, as well as contact barrier metallurgy assures survivability at the highest dose rates available.
Single Event Upset (SEU)
Standard commercial designs benefit significantly from fabrication with the LMFS radiation hardened processes. Depletion regions are limited and charged particle funnels are truncated by the high concentration substrate, thus limiting charge collection at circuit nodes. Threshold linear energy transfer is extended by three to five times for the same circuits when fabricated with the LMFS process. This in itself satisfies requirements of many applications.
LAYOUT~"SFER
The task of layout conversion of ADSP-21020 to LMFS's RTDSP-21020 was contracted to insyte corporation. Weekly telecons, and internal design reviews were held between LMFS and insyte corporation to address action items and issues. A formal design review was held between LMFS, insyte and AD1 to review the results of the layout transfer task to ensure the success of the activity.
PHYSICAL DESIGN
Lh4FS successfully demonstrated the layout transfer activity by producing ADI's ADSP-21020 with LMFS's RHCMOS-4E process. This was achieved through a thorough review of ADI's layouts and layout rules as well as the electrical parameter requirements and the LMFS RHCMOS process and layout rules. All mask layers and the lithography alignment schemes were defined along with the mask manufacturing specifications.
LMFS also designed the frame and the scribe line (kerf) structures to assure that ADI's chip layout data and the test site design can be successfully converted into mask reticles for device fabrication.
Dose Rate Upset
The layout transfer activity consisted of the following: Use of very thin epitaxial layer and high energy implanted retrograde N-well helps reduce photo current collection at circuit nodes, and enhances dose rate upset levels to the highest of any bulk CMOS technology.
LatCh-Up
The retrograde N-well design, coupled with the thin epitaxial layer and enhanced field process, assures latch-up immunity by reducing bipolar parasitics and series resistance.
(1) A layer re-map process, (2) A layer adjustment process, (3) A feature shrinking process, and (4) A correction process for RHCMOS-4E design violations.
The entire re-hosting process was performed using Cadence layer map tables and skill programs and hence was fully automated. Design Rule Check (DRC) was performed on the re-hosted graphics and resulted in a total of nine errors. These errors related to the alphanumerics used in the logo and were no impact to the functionality of the chip and hence were waivered. Figure two shows a high level block diagram of the AD1 DSP to LMFS re-host methodology.
Total transistor count for the DSP was 331,192. This translated to an equivalent gate count of 82,798 (using four transistors per gate as the industry standard method of computing the equivalent gate count).
CIRCUIT ANALYSIS
Another significant aspect of the layout transfer included the review of critical circuits used in ADSP-21020. A design element matrix was developed to guide the process of searching for potential critical circuits. Each of the 798 schematics supplied by AD1 were computer analyzed for the presence of capacitors, resistors, diodes, Nchannel (N-ch) field effect transistors (FET) and P-channel (P-ch) FET circuit elements. These schematics were then printed and then visually inspected. There were 196 schematics in 23 libraries which have these primitive components.
. SIMULATION
In order to alleviate an analog circuit conversion within a digital device process concern due to the use of the phase lock loop (PLL), LMFS performed a simulation of the AD1 PLL circuit using LMFS RHCMOS4E technology parameters. Figure three shows block diagram of the PLL used on the 21020 chip.
PLL functionality and characteristics were evaluated and compared to ADI's results. Results of the simulation showed that LMFS waveforms and simulation results matched ADI's results and the phase relationships and performance of the PLL were maintained. One wafer from the lot was tested for total ionizing dose radiation response. The total ionizing dose testing exposed test sites on the wafer to an ionizing radiation environment. Equipment used for radiation testing at LMFS is from Advanced Research and Applications Corporation (-COR).
The devices were exposed to a total dose radiation of 2Mrad (Si) to guarantee a specification of lMrad (Si). The permanent effects of total ionizing dose radiation are the negative Vt shifts, reduction in transconductance due to carrier trapping sites along the oxide-silicon interface, and increase in N-ch leakage currents. N-ch FET and P-ch FET devices on the test sites were measured for shifts in threshold voltages, input/output voltages, and channel leakage currents. Current leakage was 1O-IoA against a specification of <2.7xlO-''A at lMrad (Si).
WAFER FABRICATIONDN-LINE DATA
Wafer fabrication of RTDSP-2 1020 completed successfully in LMFS's VLSI foundry. The in-line electrical data of the lot consisting of parametric and defect parameters was gathered at the Post Aluminum Probe (PAP) and Post Nitride Probe (PNP). The test site data in Table three showed that the key process parameters [delta (A) length (L), threshold voltage (Vt), drive currents, etc.] were well within specification and were centered around the mean. Table four shows AVt from total ionizing dose. 
TEST V E C T O m T DATA TRANSFER
ELECTRICAL CHARACTERIZATION
Electrical characterization was performed at AD1 on all the nine modules that passed all of the functional, control and AC tests. The parts were characterized across Vdd and temperature.
LMFS collected worst case summary data across temperature and voltage for 20MHz and 25MHz operation.
Actual data values were compared to determine margin with respect to commercial ADSP-2 1020 specifications.
Figure four is a voltage graph for 25MHz operation. This graph shows the operations range of the RTDSP-21020 across the 5V k 10% power supply limits. It was found that at the worst case conditions of 4.5V and 125OC, the performance mean was around 26 MHz.
Figure five is a temperature relative graph. This graph shows the operating range of a RTDSP-21020 across -55°C 25°C and 125OC. Here again, it was found that under the worst case condition of 125OC and 4SV, the performance mean was around 26MHz. me "system-on-a-chip" performance.
With minor clarifications within the TLA, even on-chip multiprocessing and embedded memory could enhance the real-time processing throughput of these semi-custom DSPs.
Continued evolution of LMFS RHCMOS processes can also be leveraged using this netlist to ASIC library module approach.
The RTDSP-21020 would no longer be constrained to only a single feature size with each geometric layout transfer. Migration to deep submicron technology would be transparent to the end user as LMFS' library conversions would take into account process transfer design dependencies. Other real-time processing functions like fast Fourier transforms or sample and hold functions can be easily integrated on-chip by using the features available within the ASIC library.
The LMFS/insyte team is highly qualified to make this paradigm shift from fully custom DSP algorithm ASICs and programmable plug-in compatible DSP to the embedded DSP core library option. This technology can retain an almost indefinite shelf life when made a selectable element for quick-turn ASIC device solutions. Possibly, dial-in hardness may allow easier export of this technology with approval granted for devices created for domestic or offshore customers independently. However, if at some future point this technology would no longer be available LMFS has successfully transferred the ADSP-21020 layout to LMFS's RHCMOS technology which provides the needed radiation total ionizing dose, latch-up immunity and other characteristics that are inherent in LMFS's RHCMOS process. Due to the inherent hardness of LMFS's process, RTDSP-21020 could satisfy requirements of many applications without a redesign.
The next generation of real-time DSP functions may come from a follow-on to this program with the advent of embeddable ASIC cores. Proposals desired by AFRL will leapfrog floating point technology into radiation robust applications even before it is available in the commercial ASIC market. We expect to continue this technology into the newest devices from LMFS that will be used in future aerospace systems. 
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